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In order to obtain maximum battery lifetime and efficient operation, rechargeable 
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SLR DC-DC converter was successfully modeled in Simulink, and simulation results are 
verified in a laboratory application.  The Simulink model and hardware are tested at 
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The Navy’s Next Generation Integrated Power Systems will require “an unprecedented 
level of technology development and systems engineering” to meet their goals of 
providing “smaller, simpler, more affordable and more capable ship’s power systems” 
[1].  The ships of the future will include higher demands for power from advanced 
electronic weaponry and high powered sensors.  Because some systems use a larger 
amount of energy over a shorter period of time, there are greater needs for more efficient 
methods of energy storage.  Energy stored in a battery bank is moved to a capacitor bank 
to meet the needs of pulse power demands.  The objective of this paper is to provide a 
model and implementation of a DC-DC series loaded resonant (SLR) power converter 
which can be used to charge a single battery cell in a battery bank.  The model can be 
tested and validated and then scaled for use at higher voltages and larger systems.   
The objectives of this research were to: 
• Select a suitable topology for efficient battery charging 
• Describe the theory of operation and the state machine equations 
• Build a Simulink model corresponding to the state machine equations 
• Build the SLR converter based on the simulation results 
• Test the hardware in the lab to verify simulation results 
• Optimize the design for efficiency, component stress and desired outputs 
• Determine possible second order effects in the resonant converter 
• Compare the results of the simulation to the hardware model in order to 
verify results and make recommendations for a smarter battery charging 
solution.   
xvi 
 
Figure 1. Half-bridge SLR converter topology. From [2]. 
The first step was to choose the topology shown in Figure 1 from [2].  The SLR 
circuit employs a resonant tank and metal-oxide semiconductor field-effect transistor 
switches to produce a resonant current.  The resonant current is then rectified in the 
output diodes and capacitors to produce a flat DC output capable of charging a battery.  
The output transformer is added to produce galvanic isolation between the input and 
output and to allow us to boost or buck the voltage entering the battery.  Once the 
topology was chosen, state equations were developed and a Simulink model was 
implemented based on the state equations. The Simulink model incorporated the state 
equations based on every mode of operation in the resonant converter, including the 
output transformer.   
A series of trials were run on the SLR prototype and compared to the simulation 
results.  The waveforms and comparable laboratory waveforms are shown in Figure 2.  
xvii 
 
Figure 2. Resonant voltage and current compared from simulation and 
laboratory data in Trial 1.   
The slight variataions are caused by measurement noise as well as unmodeled 
secondary and higher order effects within the laboratory system.  The simulation and 
laboratory hardware were compared and the safe operating area was explored.  The 
charger design was verified to be within component operating characteristics, and the 
simulation is a close enough match that further large scale design can be performed 
without creating a laboratory prototype for every model.   
In summary, an SLR converter was modeled in Simulink, and the results were 
verified in the laboratory with a printed circuit board design.   
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The Navy’s Next Generation Integrated Power Systems (NGIPS) will require “an 
unprecedented level of technology development and systems engineering” to meet their 
goals of providing “smaller, simpler, more affordable and more capable ship’s power 
systems” [1].  The ships of the future will include higher demands for power from 
advanced electronic weaponry and high powered sensors.  Because some systems use a 
larger amount of energy over a shorter period of time (pulse power), there are greater 
needs for more efficient methods of energy storage.   
In order to meet future pulse power demands with ship power, a large bank of 
capacitors or similar rapid discharge source is required.  If capacitors are charged directly 
from the ship’s power the load draw on current power systems would be too large to 
maintain all of the ship’s capabilities.  In this case, a battery bank is required to 
supplement the capacitors in a pulsed power system, averting the negative effects of large 
pulses of power by spreading the charging of the capacitor bank over a larger period of 
time.  The current research in high voltage capacitor charging is discussed further in [2], 
[3], [4], [5], [6].  
Battery banks need to be charged, and some methods are more efficient than 
others.  Current research in battery charging has proliferated due to the recent advances in 
electric cars.  Yilmaz and Krein’s overview of battery charger topologies for electric and 
hybrid vehicles illustrates the benefits of specific charging topologies [7]. SLR converters 
are used in some of these battery chargers because they provide a current source ideal for 
battery charging, along with reduced metal-oxide semiconductor field-effect transistor 
(MOSFET) switching stress and losses.   
B. OBJECTIVE 
The objectives of this research are to: 
• Select a suitable topology for efficient battery charging 
• Describe the theory of operation and the state machine equations 
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• Build a Simulink model corresponding to the state machine equations 
• Build the SLR converter based on the simulation results 
• Test the hardware in the lab to verify simulation results 
• Optimize the design for efficiency, component stress and desired outputs 
• Determine possible second order effects in the resonant converter 
• Compare the results of the simulation to the hardware model in order to 
verify results and make recommendations for a smarter battery charging 
solution.   
The PCB is a proof of concept; it should serve primarily to validate the simulation 
models.  The hardware solution should be optimized for maximum power, efficiency, and 
component lifetime.    
C. APPROACH 
The first step was to choose the SLR topology shown in Figure 1, which is 
described in [8]. This design offers the efficiency of zero current switching with the 
benefits of galvanic isolation.  The figure displays the use of IGBTs as switches, but 
MOSFETS are more appropriate for low voltage and low current applications.  The 
components were chosen based on the desired operating characteristics.  The design was 
simulated in Simulink and then verified in the laboratory via a PCB.  Experimental data 
was captured and compared to the theoretical data from Simulink.   
3 
  
Figure 1.  SLR DC-DC converter circuit topology. 
D. THESIS ORGANIZATION 
Battery management theory and design is the focus of Chapter II, while an 
overview of the Simulink model is detailed in Chapter III.  An overview of the hardware 
design challenges and tradeoffs is given in Chapter IV, and the hardware results 
compared with the simulation outputs is given in Chapter V.  Finally, the conclusions and 
future research questions are reviewed in Chapter VI.  
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II. BATTERY MANAGEMENT AND SLR OPERATION 
A. INTRODUCTION 
Battery management covers a wide area of interest.  Many different charging 
topologies are available and offer their own advantages and disadvantages.  Essential to 
battery management theories are the physical properties of batteries. Charging time and 
battery lifetime are linked to the attributes of the battery charger [9].  Batteries are 
typically charged to just below rated capacity at a high rate of current and then must be 
maintained using a “trickle” charge current to allow for maximum battery lifetime 
without overcharging the battery.  Modern day power electronics have enabled battery 
chargers to become “smarter,” and more efficient.  
B. CHARGER TOPOLOGIES 
Numerous battery charger topologies exist, each with their own advantages and 
disadvantages.  Yilmaz’s research details the most common topologies for both 
unidirectional and bidirectional charging [7].  The operation of battery chargers depends 
on components, control, and switching strategies.  Charger control algorithms are 
implemented through analog control, digital signal processors, microcontrollers, and 
specific integrated circuits.  Design depends heavily on the level and type of input/output 
voltage and on the power output of a charger.  AC input to chargers commonly utilizes a 
rectifier bridge to convert AC current into DC current.  Most chargers use either a half- 
bridge (two switches) or a full bridge (four switches) topology.  A half-bridge uses fewer 
components and costs less but exhibits higher components stress.  A full bridge gains the 
advantage of reduced stress at the expense of added components. 
Other commonly used topologies are the Buck, Boost, Buck/Boost, Flyback, 
Forward, Push-pull, CUK, and multilevel chargers; each contain their own advantages 
and disadvantages.   
The design chosen was the SLR half-bridge topology.  When used in conjunction 
with a transformer, the SLR offers the following advantages: reduced switching losses, 
galvanic isolation, lower component stress, and simple control.    
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C. SLR CONVERTER THEORY 
The basics of SLR converter operation are thoroughly reviewed in [8] and in 
Lebel’s SLR thesis [10].  Series loaded resonant converters utilize an inductor capacitor 
resonant tank.  The fundamental element of a SLR converter is the damped resonant 
circuit shown in Figure 2. This circuit will form the basis of the model and printed circuit 
board.  The equations governing operation are given in [8].  Only equations relevant to 
the design of the PCB are discussed in this section.   
   
Figure 2.  Basic series resonant circuit. From [8]. 
D. SLR OPERATION 
Based on the inductor and capacitor chosen, every SLR circuit will have a 
resonant angular frequency 𝜔0.  Equation (1) is from [8], and is used to calculate the 
resonant frequency as  
 0
1 1 209 kHz





= = = = . (1)  
The resonant angular frequency oω  is used to determine how to 
gate the MOSFET switches, achieving zero current switching.  At switching frequencies 
sω , where 0 / 2sω ω< , the SLR converter enters discontinuous-conduction mode (DCM).  
At 0 0/ 2 sω ω ω<< , the converter is in continuous conduction mode (CCM) as well as 
when  0sω ω> .  These three separate modes determine the operating characteristics of the  
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converter.  Each mode offers various advantages, which are discussed more thoroughly in 
[8].  For simplicity and to avoid switching losses as much as possible, the converter 
presented in this paper is designed to stay in DCM.   
The SLR circuit used in the board is shown in Figure 1.  The resonant tank shown 
in Figure 2 is represented in Figure 1 by its components resL and resC .  In order to control 
the current through the tank into the waveforms desired, MOSFETS T + and T −  are 
switched at a rate of sω .  As capacitors are charged to half of the bus voltage / 2bu sV , the 
switches control the current through the tank and the diodes, D+  and D− .  Lebel’s thesis 
thoroughly describes the five voltage and current states present in the SLR topology.  
These are shown from left to right in Figure 3.   
 
Figure 3.  Discontinuous-conduction mode operation of the SLR converter. 
From [8]. 
Initially, T +  is gated on and a single current pulse li  resonates within the tank.  
As li  turns negative, D
+  turns on to mark the second interval, until all of the energy in 
the tank is transferred to the load.  The third interval is entered, and li  remains at zero 
8 
until the next switching event occurs (this third interval must occur during DCM 
operations).  MOSFET T −  is then gated on for the fourth interval, li  starts negative, and 
when the current reaches a positive state, D− is turned on until all of the energy is 
transferred to the load.  The sixth interval has no current flowing and is identical to the 
first interval.  These five states are later mapped out in the Simulink model.   
E. CLOSED FORM EQUATIONS 
The closed form equations for the resonant current in each mode of operation, as 
well as the average DC input current and the average DC output current are derived in 
[11].  For the first interval, 10 t t< < , the resonant current resi  given in terms of the bus 
voltage busV  and the output voltage outV  is 










= +  (2) 
This first current interval is the only time current flows through either of the 
MOSFETS, and it can be used to determine the average drain-source current through the 
MOSFET. In the second interval resi goes negative, and the closed form solution is shown 
as   
 ( ) ( )1 1
/ 2 sin .bus t out o
o res
res





= −  (3) 
In the fourth and fifth interval, the resonant current is fed from the negative DC 
bus, and (2) and (3) are negated.  In order to predict steady-state operation of the resonant 














Finally, the average output current is only dependent on the bus voltage because 







= . (5) 
Because of zero current switching in DCM, the efficiency of operation is constant 
regardless of the switching frequency or input/output voltage.    
F. TRANSFORMER THEORY 
Transformers are often used in circuits to boost, buck, or isolate voltage.  The 
SLR converter provides an easy path to transformer implementation.  When modeling the 
transformer, the classic T-equivalent circuit is implemented.   
1. T- Equivalent Circuit 
A transformer is an electromagnetic device which uses two or more windings 
wrapped about the same ferromagnetic core.  The core works to maximize mutual 
inductance between the windings, but no transformer is perfect.  Every transformer will 
have some amount of leakage flux and core losses (except and air core) associated with 
the design of the transformer.  In order to accurately model the behavior of the 
transformer, the T-equivalent circuit takes into account the losses in the windings of the 
transformer and the magnetizing and mutual inductance of the transformer.  The 
equivalent circuit is displayed in Figure 4 from [12]. 
 
Figure 4.  The T-equivalent circuit. From [12]. 
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2. Modeling the T-Equivalent Circuit 
The five terms that represent the lumped parameter model of the transformer are
l pL , 'l sL , mL , 'pR , and 'sR .  In order, these represent the leakage inductance of the 
primary, the leakage inductance of the secondary, the magnetizing inductance of the 
transformer, and the resistance of the primary and the secondary winding. These 
characteristics are important in modeling the output of the transformer and analyzing the 
resultant circuit.   
3. Incorporating the Transformer into the SLR Circuit 
Using Ohm’s law around both secondary and primary loops of Figure 4, we 
obtain the matrix form of the voltages around the loop as  
 ' ' ' ' '
0
0
AB cres res lp m m p Lres p p
o m ls m s s s
v v L L L L i R R i
s
v L L L i R i
− + + +         
= +         +         
. (6) 
Using these parameters for the transformer, we can implement the transformer in 
the SLR converter model in Simulink, and analyze the results. 
G. SWITCHING THEORY 
1. Modeling a MOSFET 
In Figure 5, the basic circuit equivalent of a MOSFET is shown.  The three major 
components of the MOSFET are gR , g dC , and g sC  which represent the gate resistance, 
the gate-drain capacitance, and the gate-source capacitance, respectively.  The two 
capacitances are not constant but vary with the voltage across them.  This complicates 
even simple models of MOSFETS; although this equivalent circuit is not implemented 
into the Simulink model, it is used to predict turn switching effects in the circuit.     
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Figure 5.  The circuit equivalent model of a MOSFET used to switch a diode-
clamped inductive load. From [8].   
2. Switching Waveforms 
The voltage and current waveforms shown in Figure 6 are critical to 
understanding how voltage and current flow through a MOSFET during a switching 
event. The MOSFET’s switching waveforms are broken up into four separate switching 
cycles: ( )d ont , r it , 1f vt , and 2f vt .  The complex waveforms based on the physical properties 
of the MOSFET are explored further in [8].  The initial gate drive voltage is represented 
as a step function GGV  which is used to switch on the MOSFET.  The turn on current gi  
is at its highest in the first time interval of turn on ( )d ont ,  and the gate driver must be 
rated at this current or above in order to fully open the MOSFETS in the desired amount 
of time.  Choosing gi  determines the amount of time necessary to fully open the 
MOSFET.  The total gate charge is given as gQ .  It can be shown that the amount of time 
necessary to fully switch on a MOSFET is given by on gT Q= / gi   .  
12 
 
Figure 6.  The turn-on voltage and current waveforms of the MOSFET with ideal 
freewheeling diode. From [8]. 
The MOSFET changes through four different equivalent circuits during turn on, 
as shown in Figure 7.  These circuits are important to understanding how to model the 
MOSFET, and they are all useful in predicting second order effects during MOSFET turn 
on within the circuit.     
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Figure 7.  The equivalent circuits used to estimate the turn-on current and voltage 
waveforms of the MOSFET. From [8]. 
Shown in Figure 8 are the conduction waveforms driving a MOSFET from the 
datasheet [13].  These waveforms are critical to examining lab data from the final 
experiment; they illustrate which section of the resonant voltage and current are caused 
by conduction properties within the MOSFET.    
14 
 
Figure 8.  The MOSFET conduction waveforms. From [13]. 
As illustrated in Figure 8, the drain-source voltage DSV does not fully drop to zero 
after a switching event.  The body diode forward voltage drop creates a bias while the 
switch is on.  Afterwards, DSV  does not return immediately to D DV ; the diode recovery 
creates high frequency oscillations.   
H. CHAPTER SUMMARY 
In this chapter, the fundamentals of battery management were discussed in 
addition to an introduction SLR converter operation, transformer theory, and MOSFET 
switching theory.  In the next chapter, the Simulink design based on the SLR operation 
described in this chapter is presented.      
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III. SIMULINK: MODELING AND RESULTS 
A. INTRODUCTION 
Simulink is a powerful tool used to enhance an engineer’s ability to accurately 
and quickly model a plethora of systems and how they interact with each other.  In this 
model, the basic equations dictating how an SLR circuit operates are executed in a 
graphical block diagram form.  Simulink uses blocks to define systems and subsystems.  
The source and the SLR converter are shown in the highest level section of the Simulink 
model in Figure 9.  
 
Figure 9.  Block diagram of the SLR converter, source, and output variables. 
B. MODELING THE SLR CONVERTER 
The SLR converter block consists of two main blocks, the H-bridge, and the 
resonant tank and load, shown in Figure 10.  
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Figure 10.  Resonant tank and H-bridge. 
In its simplest form, the H bridge is simulated from the switching waveforms 
detailed in Section II.D.  These five intervals are shown in the five states on the H bridge 
diagram in Figure 11. The state machine shown is logic based, and implements a certain 
pulse based on the state of the switches T +  and T −  in addition to the resonant current 
li .  The outputs of all the states are merged, and the voltage across the tank and load are 
chosen based on the state.  The state and the voltages are then fed into the “res tank and 
load” block illustrated in Figure 10.       
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Figure 11.  H-bridge subsystem. 
The resonant tank and load model incorporates both the equations of the 
transformer and the resonant tank.  The model of the transformer is done using the T-
equivalent circuit model shown in Section II.F.2.  The A and B matrices are calculated 
within the workspace code and shown in Figure 12. These gains are used in conjunction 
with integrator blocks to implement the states of the system, both the primary and 
secondary current.  The current of the output, the current in the tank, and the voltage of 
the output and the voltage across the tank are all outputted by the resonant tank and load 
block.  These outputs are fed into the workspace, where they can be graphically plotted 
and viewed.    
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Figure 12.  Implementation of a transformer in Simulink. 
C. SIMULATION RESULTS 
1. Simulation Inputs 
Using the results of the board design section, we wrote the parameters into the 
simulation and analyzed the output.  The initial parameters used in the simulation are 
shown in Table 1 which are used to produce Figure 13.  
Table 1.   Initial simulation parameters. 
Parameter Symbol Value 
Resonant capacitor resC  18 nF 
Resonant inductor resL  32 µH  
Bus voltage bu sV  62.4 V 
Simulation step time 
st e pt  30 ns 
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Parameter Symbol Value 
Resonant inductor 
resistance 
l r esR  4 mΩ 
Primary transformer 
winding resistance 
pR  0.01 Ω 
Secondary transformer 
winding resistance 
sR  0.01 Ω 
Primary Inductance 
lpL  1 µH 
Secondary Inductance lsL  1 µH 
Magnetizing Inductance mL  2.4 mH 
Transformer turns ratio tN  1.25 
Output capacitance outC  30 µF 
Voltage dropped across 
MOSFET 
F ETV  0.5 V 
Voltage dropped across 
diode 
d iod eV  0.5 V 
Switching frequency sf  28 kHz 
2. Results 
The simulation produces the relevant waveforms in the resonant converter: the 
output voltage outV , the voltage across the resonant tank abV  , and the resonant and 
secondary current resI  and secI  respectively.  The current resI  is not seen in Figure 13 
as it is concurrent with the current secI .  These plots provide the starting point for board 
design and a verification of the equations developed in Section II.D.     
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Figure 13.  Simulated resonant current and voltage waveforms where scaled voltage 
(V) and current (A) are displayed on the Y-axis and time (s) is displayed 
on the X-axis.  
D. CHAPTER SUMMARY 
In this chapter, the SLR converter and transformer were implemented in 
Simulink.  The inputs to the model were given and the results are shown.  In the next 
chapter, the SLR hardware is designed and implanted through a printed circuit board.   
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IV. HARDWARE DESIGN 
A. INTRODUCTION 
Choosing every component of the SLR converter is a detailed process. Peak 
voltages, frequencies, and currents must be taken into account to ensure maximum 
lifespan, efficiency, and compatibility for every component on the board.  Utilizing 
datasheets, equations, and Simulink, the component stress and operating area of the 
design is investigated.  The schematic of the PCB is shown in Figure 14.  
 
Figure 14.  The PCB schematic includes the components discussed in Section IV.  
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B. SECONDARY COMPONENTS 
In this section, the components explored are those which inherently should not be 
under great stress and, therefore, do not require complex analysis processes.  While the 
most important operation of the PCB is to trickle charge a battery while monitoring 
temperature, other sections of the board are used to communicate with the controller.  
1. Voltage-to-Frequency Converter 
In order to measure and control the charging of the battery, the output voltage 
must be obtained and converted to a signal that the FPGA can read.  This component was 
chosen based on the desired precision of the converter, 0.01 percent, and the relatively 
simple implementation. The LM231A converts voltage values of the circuit into 
frequency, which is then read by the Xilinx FPGA module.  Additionally, the LM231A 
provides isolation for the Xilinx FPGA module from the final output voltage of the 
device.  Based on the data sheet, the component values chosen are  14 ksR = Ω  and 
0. F μ1sC = .   
2. Optocoupler 
Part U20 on the schematic FOD2200SDV is an optocoupler which provides 
optical isolation from the output of the V/f converter to the Xilinx FPGA module. The 
optocoupler adds a level of protection should any high voltages leak from the charging 
side of the PCB, which would destroy the Xilinx FPGA module.  Logic signals are 
transmitted with a maximum delay of 300 ns.  
3. DC-DC Converter 
Parts U4, U2, and U19 are DC-DC converters.  U4 provides sufficient and 
consistent supply voltages to the V/f converter and the optocoupler so that the output 
voltage measurement is isolated from the digital input.  U2 and U19 are the power 
supplies for the MOSFETs.   
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4. Instrumentation Amplifier 
The ADuM7234 is a monolithic instrumentation amplifier used to interface the 
MOSFET with the gate signals coming from the Xilinx controller; amplifying the low 
level TTL gate signals to drive the MOSFETs and isolate the MOSFET gate signals from 
the input. 
C. PRIMARY BOARD OPERATION COMPONENTS 
The primary board operation components are the components modeled in 
Simulink and will endure the most stress under operation.  These components include the 
resonant tank capacitor and inductor, the MOSFETS, and the transformer.  
1. MOSFETs 
Parts Q3 and Q4 on the schematic represent the MOSFETs, or the switches for the 
SLR converter.  Shown in Table 2 from [13], are the most important restrictions related 
to failure and stress within the MOSFET.   
Table 2.   MOSFET maximum parameters. From [13]. 
 (V)ma xV   (A)ma xI  ( Hz) Mma xF   (W)ma xP  
100DS SV =  2.3dI =  200 2.4 
20G SV = ±  18DMI =  
 18ARI =  
 
The maximum parameters of the MOSFET will be compared against data from 
the simulation to determine areas of stress on the components.   
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a. Breakdown Voltage 
The breakdown voltage of the MOSFET represented by 100DS SV =  is the 
amount of voltage across the drain and source that causes failure of the MOSFET.  Even 
the smallest overvoltage destroys the MOSFETs. In order to guard against this, high 
frequency bypass capacitors are placed in parallel with the MOSFETs to filter out any 
large voltage spikes.  These are parts C18 and C13.  The voltage applied from drain to 
source when the MOSFETs are switched to the off position is Vbus / 2 Therefore, the bus 
voltage should never be driven higher than 2 200 VDS S bu sma xV V= = .   
b. Turn-on Voltage 
The maximum turn on voltage 20 VG SV = ±  is the maximum voltage 
applied to the MOSFET gate-source. Because the MOSFET gates are driven with an 
instrumentation amplifier, this is not a design concern.   
c. Drain Current Pulsed 
The maximum temporary current between the drain and source sustainable 
by the MOSFET before failure is d mI .  The simulation and the derivation of the SLR 
operation in Section II.E is used to calculate the maximum current in the MOSFET 
device.     
d. Driving the MOSFET 
The theory of driving the MOSFET is discussed in Section II.G; the goals 
are to turn the MOSFET on as quickly as possible.  The ADuM7234 chip provides a 
maximum current of 4 A and enough voltage to bring the MOSFET into conduction. 
Using parameters from the MOSFET’s datasheet [13], we find the predicted turn-on time 
of the MOSFET to be  









= = = =  (7) 
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The current gI  is determined by the gate resistance, which is 18 Ω, and the 
driver’s output gate voltage gV  of 12 V. 
2. Transformer 
The transformer in the circuit performs two critical tasks: stepping down the 
output voltage to roughly 14 V for battery charging and creating galvanic isolation 
between the input and output of the charger.  The requirements of the board drove our 
desire to make our own transformer.  It may have been possible to buy an off-the-shelf 
commercial transformer to suit our design, but the realities of design gave greater weight 
to a more flexible option: winding our own transformer.  Two transformers, Transformer 
A and Transformer B, were wound with different physical characteristics to test their 
effects on the performance of the SLR converter.   
a. Design Theory 
The Magnetics 2012 Ferrite catalog has a wide variety of ferrites to choose 
from [14].  The catalog also includes methods of selecting transformer cores for power 
applications.  A core can be selected by either the power handling capability or from the 
a cW A  product, where aW is the available core window area and cA  is the effective core 
cross-sectional area.  The core is selected based on the a cW A product and a safety factor.  
The transformer design section of the Magnetics-Inc catalog is shown in Appendix A.  
There are many different core geometries available and each are suited for 
different power electronics applications.  For a switching power supply, PQ cores 
optimize the ratio of core volume to winding and surface area.  Power output, inductance, 
and winding area are maximized when compared to a toroid, planar, or pot core.  The 
core used is part 0P-42020-UG.    The WaAc product equation from the catalog is 






= =  (8) 
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The power out (W) is oP , cmaD  is the current density (mils/amp), ma xB is 
the flux density(gauss), tK is the topology constant and ma xf  is the maximum frequency 
at which the transformer will operate at. The required parameters for the SLR charger are 
shown in Table 3.   
Table 3.   Transformer selection parameters used in conjunction with [14]. 
(V)xfmrV  (W)oP  (mils/amp)cmaD  (gauss)ma xB  tK  (kHz)ma xf  
12 12 750 1000 .0014 100 
The output power oP was chosen based on charging a maximum 1 A trickle 
charge at 12 V, cmaD is given in the text based on a conservative allowance for heat rise, 
ma xB is given in the datasheet based on the desired minimum operating frequency, Kt is 
based on the half bridge topology constant, and maxf  is the maximum desired switching 
frequency.  The board is designed to run in DCM; therefore, sf < / 2of , where 
/ 2 100 kHzof ≈ .   
The actual core chosen (42020-UG) had a minimum window product area 
of 0.23 cm4, which is approximately four times as much as the minimum product area 
from equation (8).  Therefore, overheating is not a concern, and the transformer has 
plenty of room left to run at higher frequencies if desired.     
Using Faraday’s law, we calculated the minimum number of turns to avoid 
saturation, mintN . Using the parameters from Table 3 and a cross-sectional core area Ac of 












≥ ≈  (9) 
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b. Voltage Output 
The final output voltage is to be stepped down from the DC bus voltage 
bu sV of 72 V to the output battery voltage outV  of 14 V.  However, the DC bus voltage is 
not the same as the amount of voltage across the primary windings of the transformer, 
due to losses in the MOSFETs , the resonant tanks resL and resC , and the output diodes.   
 
Faraday’s law also dictates the voltages on the output of an ideal 







= =  (10) 
The final ratio of 15/12 for transformer A was an educated guess based on 
the losses previously mentioned. After the laboratory data showed that the SLR circuit 
dropped nearly 5 V in MOSFET, inductor, and diode losses, Transformer B was wound 
using a turns ratio of 30/30.  Using the turns ratio, we can predict the inductive properties 
of the transformer that affect the performance of the SLR circuit.   
c. Magnetizing Inductance 
From the magnetics datasheet, the core has a nominal area lA  of 3213 
mH/1000T.  Using this value and 15 turns on the primary, we get the self-inductance of 








N AL = = =  (11) 
The self-inductance is approximately equivalent to the magnetizing inductance.  
In the laboratory, two different boards were tested, one with 15 turns on the primary and 
one with 30 turns on the primary.  For 30 turns, the theoretical self-inductance of the 
transformer increases to 2.89 mH.   This was verified in the laboratory using a 
transformer with 24 turns on the primary.  The magnetizing inductance was measured in 
the lab based on the T-equivalent circuit shown in Figure 4.  The open circuit transformer 
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experiment performed is found in [12].  The power into the system may be expressed as 
| || | cosP V I φ=   , where V and I are the voltage and current phasors and φ is the phase 
angle between V and I .  The power and voltage and current phasors are determined for 
an open circuit on the transformer secondary.  The testing parameters of the circuit are 
shown in Table 4.  The impedance of the circuit is 
 











   (12) 
The reactive portion of the circuit is 
 1 1 756 4 ..l mX X+ Ω=  (13) 
Because the magnetizing inductance is much greater than the leakage inductance, the 
estimated magnetizing inductance is  
 1 1




= =  (14) 
The real part of the impedance is very sensitive to the measured phase 
angle.  Because the transformer did not heat up in the lab, it is possible that there is error 
in our measurements for the phase angle between the voltage and current.  Significant 
heating in the transformer would be expected if 1 A of current flowed through 67 Ω. 
Table 4.   Transformer magnetizing inductance test parameters. 
p pV  14.4 V 
p pI  19 mA 
r msV  5.09 Vrms 
r msI  6.71 mA 
φ  85.68o 
testf  50 kHz 
Based on the 24 turns used in the transformer for this trial, the output can 
be scaled based on the ratio of turns squared.  Therefore, a 30 turn transformer is 
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predicted to have a magnetizing inductance of 230 (30 / 24) 2.41 mH 3.76 mHmL = = .  
Finally, a 12 turn transformer is predicted to have an output of 0.60 mH , similar to the 
prediction made on the datasheet in (11).   
The results of the transformer tests and the measured/extrapolated values 
are shown in Table 5.   
Table 5.   Magnetizing inductance results. 
Number of Turns Predicted Value(mH) Measured/Extrapolated 
Value(mH) 
15 0.72 0.60(extrapolated) 
24 1.85 2.41(measured) 
30 2.89 3.76(extrapolated) 
d. Current 
The design of the SLR converter calls for a maximum of 1 A trickle 
charge.  An average copper wire can handle about 500 2A/cm , therefore a 30 gauge wire 
can handle approximately 0.25 A.  Two transformers were tested using two differing 
boards.   The first transformer, Transformer A, has one wire on the primary and two in 
parallel on the secondary.  For the design of transformer B, in order to make room for 
more windings, there is only one wire used for the primary and one wire used for the 
secondary.  The output current capacity is decreased in transformer B, but this allows us 
to use extra windings to increase the magnetizing inductance of the transformer. 
e. Voltage Breakdown 
Because the voltages in the transformer should not exceed 20 V, voltage 
breakdown is not a concern within the transformer.   
f. Turns 
The first board utilized transformer A with 15/12 turns, bucking the output 
voltage.  The second board’s transformer B had a turns ratio of 30/30, increasing the 
magnetizing inductance and increasing the voltage on the output.  The two boards were 
tested and modeled. 
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g. Saturation versus Overheating 
Both saturation and power consumption have been taken into effect when 
designing the transformer.  Voltage would have to increase by a factor of 2 before 
saturation effects begin to occur, and the voltage output would have to increase by about 
five times before overheating damages the transformer.   
D. BUILDING THE PRINTED CIRCUIT BOARD 
The printed circuit board is shown in Figure 15. This design, implemented in 
PCB123 design software, had a few special considerations given the characteristics of an 
SLR circuit.  The circuit’s output side is galvanically isolated from the input side through 
the use of a transformer and a grounding plane.  The board contains numerous points for 
pin out test interfacing, which are useful in the hardware testing side of the lab data.  
 
Figure 15.  Final PCB before population. 
The final PCB without the transformer is shown in Figure 16.  The Xilinx FPGA 
module is connected at the 12 pin header on the left, and the batteries being charged are 
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connected to the screw terminals on the right.  The test board is placed on a flat surface, 
and different pins act as test points to plot key voltages and currents in the circuit.   
   
Figure 16.  PCB after component population without transformer. 
E. FPGA CONTROLLER 
Illustrated in Figure 17 is the Simulink model of the Xilinx controller used to 
program the FPGA.  
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Figure 17.  Programming the Xilinx controller implemented via Simulink. 
The model used in this project is a derivative of the SLR controller used in [10].  
The entire hardware setup is called the Student Design Center (SDC), using the Virtex-II 
reference board, Xilinx XC4VLX25-10SF363 FPGA, and four port voltage and current 
analog-to-digital converters [15].  In this project, we use the SDC to simply create a series of 
pulses to drive the MOSFETS.  In the future, the FPGA could be used to join the SLR 
converter with other batteries being charged in parallel. 
Figure 18 illustrates the controller 1 system.  This block set demonstrates the 
ability to add control into the model at a later date.  Load current enters the blocks as a 
floating point number and is filtered before being converted to an RMS value.  The 
modulation subsystem contains a PI controller (currently shut off for these experiments) 
and can vary the output switching waveforms based on the proportional and integral 
gains.  A fault management block helps protect the system from excess amounts of 
current caused by shorting the outputs.   
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Figure 18.  Controller 1 system can be used to monitor currents and voltages in future 
research. 
F. CHAPTER SUMMARY 
In this chapter, a hardware design capable of producing the desired output current 
and voltage was presented.  Components of the board were examined, and the printed 
circuit board was revealed.  The FPGA system capable of driving the MOSFETS was 
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V. HARDWARE RESULTS 
A. INTRODUCTION 
In this section, the SLR PCB is tested at a variety of operating points.  The results 
are documented alongside the simulation results, and the analysis of the board is 
performed.   
B. EXPERIMENTS 
Two separate trials were run in the lab.  The first tested the output of the PCB 
with a resistor, and the second used an emulated battery on the output terminals.  The 
basic setup for Trial 1 is shown in Figure 19.  A DC source represents the bus voltage, 
bu sV and the outputs are measured via the oscilloscope.  The data points captured are then 
formatted in Matlab and included as laboratory plots.   
 
Figure 19.  Basic laboratory setup with resistive load used only in Trial 1. 
The waveforms captured on the oscilloscope are collected from the red lines in 
Figure 20. These waveforms are then compared to simulation data in the results section 
of each trial. 
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Figure 20.  SLR topology including laboratory measurement points. 
In Figure 21, the laboratory setup is pictured.  At the bottom left is the Xilinx 
FPGA module, currently used to control the switching frequency on the MOSFETs.  Trial 
1 and Trials 2–5 used two separate boards with a different number of turns on the 
transformer.   
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Figure 21.   The laboratory setup includes the DC power source, SDC,  
and the oscilloscope. 
C. TRIAL 1 
1. Parameters 
The parameters for Trial 1 are shown in Table 6.  These parameters are similar to 
the simulation data, and some values are absent from the table that were hypothesized in 







Table 6.   Trial 1 simulation and laboratory parameters. 
Parameter Symbol Value 
Resonant capacitors resC  20 nF 
Resonant inductor resL  35 µH  
Bus voltage bu sV  62.4 V 
Resonant inductor 
resistance 
l r esR  420 mΩ 
Magnetizing Inductance mL  0.7 mH 
Transformer turns ratio tN  1.25 
Output capacitance outC  30 µF 
Switching frequency sf  28 kHz 
2. Results 
The results of Trial 1 are shown in Figure 22. The laboratory results are plotted 
against the simulation results for a close comparison of the waveforms.  The waveforms 
shown are resI and resV , the current and the voltage across the resonant tank.  There are a 
few disparities between the data which arise from a number of higher order effects not 
modeled in the Simulink model.  The current reached −1 A in the simulation’s second 
pulse, while the lab actually reached closer to −1.2 A.  These non-symmetric differences 
could be an area for future research.   
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Figure 22.  Resonant current and voltage waveforms from both laboratory and 
simulation, Trial 1. 
Shown in Figure 23 is the voltage across the transformer x f mrV  from both the 
simulation and the laboratory.  The main resonant intervals are identical, but the 
simulation does not accurately describe the zero voltage behavior on the transformer after 
the resonant tank has completed its first cycle.  This does not appear on the waveforms 
from Figure 22.  Additionally, a waveform present in the lab which was not implemented 
in the simulation is found after the initial pulse.  These ringing effects are actually caused 
by the diodes D+ and D− .  Once a diode shuts off, the diode behaves like a capacitor, 
and the circuit looks like a capacitor in series with the magnetizing inductance.      
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Figure 23.  x f mrV  displays ringing that is not modeled in the simulation from Trial 1. 
The effects of the MOSFET capacitance resonating after the switches closed are 
shown beneath the arrow. This frequency _s offf  is predicted to be the resonance of 
approximately  
_o
1 1 535 kHz.
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The voltage across the resonant tank abV  is shown in both the simulation and the 
laboratory in Figure 24.  Again, shown here are the second order effects caused by the 
conduction properties of the MOSFETS, discussed further in Section II.G.  The 
simulation voltage is assumed to instantly drop to zero once the MOSFETs turn off, but 
in reality, the voltage stays high due to the residual charge left in the MOSFETS.   
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Figure 24.  abV  for both laboratory and simulation is shown from Trial 1. 
D. TRIAL 2 
1. Parameters 
For Trials 2–5, the setup of the experiment is changed.  The new setup is shown in 
Figure 25. A DC source is added across the output of the SLR converter to simulate the 
effects of a battery on the output of the converter.  The output of the DC source outV  is 
changed to represent different charge states of the battery.  In reality, this number 
fluctuates between 10 V and 14 V as a battery rises from its discharged state to a fully 
charged state.  The parameters for Trial 2 are shown in Table 7.   
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Figure 25.  Testing with emulated battery output for Trials 2–5.   
Table 7.   Trial 2 simulation and laboratory parameters. 
Parameter Symbol Value 
Resonant capacitors resC  20 nF 
Resonant inductor resL  35 µH  
Bus voltage bu sV  62.4 V 
Magnetizing Inductance mL  3.76 mH 
Transformer turns ratio tN  1 
Switching frequency sf  48.6 kHz 
Output Voltage outV  12.8 V 
Output Current outI  226 mA 
2. Results 
The results of Trial 2 are shown in Figure 26.  The arrow points to an area where 
the simulation and laboratory results do not align.  In this area, the current in the 




laboratory current decays much quicker into the negative pulse.  The simulation does not 
account for laboratory effects which reset the transformer’s core, and the waveforms do 
not align perfectly for this section.    
 
Figure 26.  resV  and resI   are shown from simulation and laboratory for Trial 2. 
The transformer voltage x f mrV  for both laboratory and simulation is shown in 
Figure 27.  The same area mentioned in Figure 26 is pointed out with an arrow; the 
increased time between the positive and negative current pulse increases the amount of 
time it takes for the simulation x f mrV to get back to zero.   
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Figure 27.  Transformer voltage x f mrV  is shown for both laboratory and simulation 
for Trial 2. 
 
Figure 28.  Voltage ripple r i p pl eV  is shown after AC decoupling, laboratory only for 
Trial 2. 
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The ripple of the output voltage is shown in Figure 28.  The frequency of the 
ripple is calculated using the time between the two spikes, annotated with a double arrow.  
The ripple frequency is 100 kHz, or approximately 2 sf .  This is consistent with two 
pulses per switching cycle, rectified at the output diodes of the converter.   
E. TRIAL 3 
1. Parameters 
The parameters for Trial 3 are shown in Table 8.   
Table 8.   Trial 3 simulation and laboratory parameters. 
Parameter Symbol Value 
Resonant capacitors resC  20 nF 
Resonant inductor resL  35 µH  
Bus voltage bu sV  62.4 V 
Magnetizing Inductance mL  3.76 mH 
Transformer turns ratio tN  1 
Switching frequency sf  30.05 kHz 
Output Voltage outV  12.8 V 
Output Current outI  130 mA 
2. Results 
The results for Trial 3 are similar to the results from Trial 2.  However, a 
decreased frequency led to a lower overall output current.  The resonant current and 
voltage waveforms shown in Figure 29 are similar to the waveforms in Figure 26.  
46 
 
Figure 29.  The resonant voltage and current resV  and resI  are shown from simulation 
and laboratory for Trial 3. 
 
Figure 30.  Voltage across the resonant tank and transformer abV  is shown in both 
simulation and laboratory for Trial 3. 
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The voltage across the resonant tank is shown in Figure 30.  At this output voltage 
and frequency, the arrows point out two events in the laboratory waveforms.  The left 
arrow points to the switch turn off event.  The voltage increases across the tank as the 
MOSFET switches off.  This voltage is predicted to be 0.8 V at 0.6 A, based on the 
MOSFET data sheet for source-drain diode forward voltage [13].  The second arrow 
refers to the body diode recovery event briefly dropping the voltage as current flows out 
of the MOSFET.  The voltage applied to the transformer for Trial 3 is shown in Figure 
31.  
 
Figure 31.  Transformer voltage x f mrV  is shown for both laboratory and simulation 
for Trial 3. 
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Figure 32.  Voltage ripple r i p pl eV  is shown after AC decoupling, lab only for Trial 3. 
At a lower switching frequency, the frequency of the ripple voltage is now 58 kHz 
as shown in Figure 32.  
F. TRIAL 4 
1. Parameters 
The parameters for Trial 4 are shown in Table 9.  The converter is simulated and 






Table 9.   Trial 4 simulation and laboratory parameters. 
Parameter Symbol Value 
Resonant capacitors resC  20 nF 
Resonant inductor resL  35 µH  
Bus voltage bu sV  62.4 V 
Magnetizing Inductance mL  3.76 mH 
Transformer turns ratio tN  1 
Switching frequency sf  24.4 kHz 
Output Voltage outV  7.8 V 
Output Current outI  130 mA 
2. Results 
At a lower output voltage, the converter’s resonant current and voltage behave 
similarly to Trials 2 and 3, shown in Figure 33.  
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Figure 33.  The simulation and laboratory resV  and resI  are shown for Trial 4. 
 
Figure 34.  The simulation and laboratory abV  is shown for trial 4. 
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At a lower output voltage shown in Figure 34, abV  begins to resonate at a higher 
frequency that is consistent with the transformer magnetizing inductance in series with 
the MOSFET capacitance, which is measured to be 150kHz.  Consistent with our 
hypothesis, the frequency is about three times lower than the frequency in Trial 1, as it is 
dependent on the magnetizing inductance mL .  The predicted frequency is  
2 2(
1 1 237 kHz.
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 (16) 
These second order effects are not captured in the simulation.   
 
Figure 35.  x f mrV  for both laboratory and simulation for Trial 4. 
The same ringing effects are shown to occur in the voltage waveforms across the 
transformer as well in Figure 35.  
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Figure 36.  Voltage ripple r i p pl eV  is shown after AC decoupling for laboratory only 
from Trial 4. 
As expected the ripple voltage has a frequency of twice the switching frequency, 
50kHz, shown in Figure 36.    
G. TRIAL 5 
1. Parameters 
The parameters used for Trial 5 are shown in Table 10.  The switching frequency 








Table 10.   Trial 5 simulation and laboratory parameters. 
Parameter Symbol Value 
Resonant capacitors resC  20 nF 
Resonant inductor resL  35 µH  
Bus voltage bu sV  62.4 V 
Magnetizing Inductance mL  3.76 mH 
Transformer turns ratio tN  1 
Switching frequency sf  78 kHz 
Output Voltage outV  11.6 V 
Output Current outI  3 mA 
2. Results 
The voltage and current resonant waveforms shown in Figure 37 are shown with 
only three total pulses (three switch on events).  The simulation cannot handle high 
frequencies because state two relies on the current falling to zero before state three can 
occur.  If this takes too long, the simulation will switch to the negative pulse while 




Figure 37.  The resonant voltage and current resV  and resI  are shown from laboratory 
and simulation for Trial 5. 
 
Figure 38.  Transformer voltage x f mrV is shown for both laboratory and simulation 
from Trial 5. 
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The transformer voltage for Trial 5 is shown in Figure 38. It behaves similarly to 
the simulation. 
 
Figure 39.  Voltage ripple r i p pl eV is shown after AC decoupling, lab only for Trial 5. 
At higher frequencies, the output ripple voltage now jumps to 153 kHz shown in 
Figure 39.  
H. FINAL RESULTS 





Table 11.   Trial comparisons 
 Trial 1 Trial 2 Trial 3 Trial 4 Trial 5 
( )bu sV V  62.4 62.4 62.4 62.4 62.4 
(V)outV  8.4 12.8 12.8 7.8 11.6 
(kHz)swf  28 48.6 30.05 24.4 78 
(mA)outI lab  - 226 130 119 363 
(mA)outI sim  127 220 127 110 354 
_ (mA)res peakI lab  1.05 1.05 1.1 1.02 1.08 
_ (mA)res peakI sim  1.00 .95 .97 .85 .95 
_ (V)res peakV lab  58 58 58 60 59 
_ (V)res peakV sim  62 60 60 60 60 
r i p pl eV∆  - .15 .2 .2 .15 
Vripplef (kHz) - 100 58 50 153 
tN  1.25 1 1 1 1 
 
The amplitude of the output rippleV  signal is  r i p pl eV∆  and is measured from the 
gathered laboratory data.  The converter is shown to behave similarly to a current source, 
and the output current is verifies equation (5) in Section II.E, which was used to calculate 
the expected output current.  At a constant input voltage, the converter maintains a peak 
resonant voltage of about 60 V across both laboratory and simulation data.  As frequency 
changed and bu sV remained constant, the converter was able to shape the output current.  
Therefore, the converter is successful up to its peak output current of 373 mA for at 
switching frequencies of 78 kHz.   
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The amplitude of the voltage ripple remained relatively constant across all trials, 
as the output capacitors on the board remained the same for all trials.  However, the 
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VI. CONCLUSIONS AND FUTURE RESEARCH 
A. CONCLUSIONS 
The SLR converter presented in this paper has been verified to operate within the 
desired conditions.  The equations were developed for each mode of operation and 
implemented in a Simulink model.  The design was then implemented in the lab using a 
printed circuit board, and a FPGA was used to control the switching waveforms driving 
the MOSFETs.   
A series of similar trials was performed to examine the effects of various output 
voltages and changing commanded switching frequencies on the board and its modes of 
operation.  The board performed similarly to the simulation results and will be able to 
supply the necessary amounts of current to trickle charge a battery.    
If the board is operated beyond the desired operating characteristics, the 
MOSFETS and the transformer will be the two components which limit the circuit the 
most.  Primarily the MOSFETS will fail from overvoltage before the transformer 
overheats.  The MOSFETS can fail instantly, but the transformer will take more time 
operating out of its designed operating zone to fail.    
B. FUTURE RESEARCH 
In order to more accurately predict the laboratory outcomes, higher order effects 
in the model will enable a more accurate simulation. 
If this board is used in conjunction with other similar boards, it will be possible to 
regulate a string of batteries using individual control loops for each individual battery.  
The FPGA controller could easily be placed onto a single microprocessor for large scale 
manufacturing.  Further design work could help to miniaturize components and optimize 
space consumption in the board.   
Using the simulation, we could predict operation using other resonant frequencies, 
and optimize for different switching frequencies and design points.   
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APPENDIX B. MATLAB CODE AND SIMULATION 
%31 Jan 2013  
% This code is run at the start of the simulation 
close all; 
clear all; 






















N_mat= [Lres+Llp+Lm Lm; Lm Lls+Lm]; 




Nt=1;    %  
  
Vdcic2=11.6; %initial output voltage 
Cout=30e-6;      % capacitor that is being charged 
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